# Signetics

SCN2670 May 1983

March on on budd 2 Standard on 1218 2 Standard on 1218

# Display Character & Character & Graphics Generator (DCGG) 85

004124 Ong

00412

1124

8/6

Signetics reserves the right to make changes in the products contained in this document in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement. Applications for any integrated circuits contained in this publication are for illustration purposes only and Signetics makes no representation or warranty that such applications will be suitable for the use specified without further testing or modification. Reproduction of any portion hereof without the prior written consent of Signetics is prohibited.

#### DESCRIPTION

The Signetics Display Character and Graphics Generator (DCGG) is a mask-programmable 11,648-bit line select character generator. It contains 128 10X9 characters placed in a 10X16 matrix, and has the capability of shifting certain characters, such as j, y, g, p and q, that normally extend below the baseline. Character shifting, previously requiring additional external circuitry, is now accomplished internally by the DCGG; effectively, the 9 active lines are lowered within the matrix to compensate for the character's position.


Seven bits of an 8-bit address code are used to select 1 of the 128 available characters. The eighth bit functions as a chip enable signal. Each character is defined by a pattern of logic Is and Os stored in a 10×9 matrix. When a specific 4-bit binary line address code is applied, a word of 10 parallel bits appears at the output. The lines can be sequentially selected, providing a 9-word sequence of 10 parallel bits per word for each character selected by the address inputs. As the line address inputs are sequentially addressed, the device will automatically place the 10×9 character in 1 of 2 preprogrammed positions on the 16-line matrix with the positions defined by the 4-line address inputs. One or more of the 10 parallel outputs can be used as control signals to selectively enable functions such as halfdot shift, color selection, etc.

The 2670 DCGG includes latches to store the character address and line address data. A control input to inhibit character data output for certain groups of characters is also provided. The 2670 also includes a graphics capability, wherein the 8-bit character code is translated directly into 256 possible user programmable graphic patterns. Thus, the DCGG can generate data for 384 distinct patterns, of which 128 are defined by the mask programmable ROM. See figure 1 for a typical applications display.

#### **FEATURES**

- 128 10X9 matrix characters
- 256 graphic characters
- · Optional thin graphics for forms
- · Character and line address latches
- · Internal descend logic
- 200nsec and 300nsec character select access time versions
- · Control character output inhibit logic
- · Static operation-no clocks required
- Single 5V power supply
- TTL compatible inputs and outputs

#### PIN CONFIGURATION




#### **ORDERING CODE**

DAGKAGEG	V <sub>CC</sub> = 5V ± 5%, T <sub>A</sub> = 0°C to 70°C		
PACKAGES	t <sub>CA</sub> = 200ns	t <sub>CA</sub> = 300ns	
Ceramic DIP Plastic DIP	SCN2670*G2I28 SCN2670*C2N28	SCN2670*C3I28 SCN2670*C3N28	

NOTE


Substitute letter corresponding to standard font for '\*' in part number for standard parts. See back of data sheet. Contact sales office for custom ROM patterns.

#### **BLOCK DIAGRAM**



#### **PIN DESIGNATION**

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
CA0-CA7	3-6, 8-11	t	Character Address: Eight bit code specifies the character or graphic pattern for which matrix data is to be supplied. In character mode (GM=0), CA0 thru CA6 select one of the 128 ROM-defined characters and CA7 is a chip enable. The outputs are active when CA7=1 and are tristated when CA7=0. In graphics mode (GM=1), the outputs are active and CA0 thru CA7 select one of 256 possible graphic patterns to be output.
CSTROBE	7	ı	Character Strobe: Used to store the character address (CA0 thru CA7) and graphics mode (GM) inputs into the character latch. Data is latched on the negative going edge of CSTROBE.
GM	12	1	Graphics Mode: GM=0 (low) selects character mode; GM=1 (high) selects graphics mode.
LAO-LA3	1, 25-27	ı	Line Address: In character mode, selects one of the 16 lines of matrix data for the selected character to appear at the 10 outputs. LAO is the LSB and LA3 is the MSB. The input codes which cause each of the nine lines of character data to be output are specified as part of the programming data for both non-shifted and shifted fonts. Cycling through the nine specified counts at the LAO thru LA3 inputs cause successive lines of data to be output on D0 thru D9. The 7 non-specified codes for both non-shifted and shifted characters cause blanks (logic zeros) to be output. In graphics mode, the line address gates the latched graphics data directly to the outputs.
LSTROBE	2	t	Line Strobe: Used to store the line address data (LAO thru LA3) in the line address latch.  Data is latched on the negative going edge of LSTROBE.
SCD	13	ı	Selected Character Disable: In character mode, a high level at this input causes all outputs (regardless of line address) to be blanks (zeros) for characters for which CA6 and CA5 are both 0. A low level input selects normal operation. Inoperative in the graphics mode.
D9-D0	15-24	0	Data Outputs: Provide the data for the specified character and line.
VCC	28	ı	+5V power supply.
GND	14		Ground.



# FUNCTIONAL DESCRIPTION

The DCGG consists of nine major sections. Line and character codes are strobed into the line and character latches. The character latch outputs are presented to the three sources of data; the ROM through an address decoder, the graphics logic, and the output inhibit control. The output inhibit control (together with the SCD input) suppresses the ROM data for selected character codes. The outputs from the line latch drive the line address translation ROM which maps the character ROM data onto 9 of 16 line positions. Finally, the line select multiplexers route the ROM or graphics data to the output drivers on D0 through D9.

#### **Character Latch**

The character latch is a 9-bit edge triggered latch used to store the character address (CAO thru CA7) and graphics mode (GM) inputs. The data is stored on the falling edge of CSTROBE. Seven latched addresses (CAO thru CA6) are inputs to the ROM character address decoder. In character mode (GM=0), CA7 operates as a chip enable. The output drivers are enabled when CA7=1 and are tri-stated when CA7=0. In graphics mode (GM=1), the output drivers are always enabled and the CAO thru CA7 outputs of the latch are used to generate graphic symbols.

#### **Character Address Decoder**

This circuit decodes the 7-bit character address from the character latch to select one

of the 128 character fonts stored in the ROM section of the DCGG.

#### **Read Only Memory**

The 11,648-bit ROM stores the fonts for the 128 matrix-defined characters. The data for each character consists of 91 bits. Ninety bits represent the 10×9 matrix and one bit specifies whether the character data is output at the normal (unshifted) lines or at the descended (shifted) lines. The 90 data bit outputs are supplied to the line select multiplexers. The descend control bit is an input to the line address translation ROM.

#### **Graphics Logic**

When the GM input is zero (low), the DCGG operates in the character mode. When it is one (high), it operates in the graphics mode. In graphics mode, output data is generated by the graphics logic instead of the ROM. The graphics logic maps the latched character address (CAO thru CA7) to the outputs (DO thru D9) as a function of line address (LAO thru LA3). For any particular line address value, two of the CA bits are output: CAO, CA2, CA4 or CA6 is output on DO thru D4 and CA1, CA3, CA5 or CA7 is output on D5 thru D9. The outputs are paired: When CAO is output on DO thru D4, CA1 is output on D5 thru D9 and likewise for CA2-CA3, CA4-CA5 and CA6-CA7.

A ROM within the graphics logic allows the specific line numbers for which each pair of bits is output to be specified by the customer. Figure 2 illustrates the general format for

graphics symbols and an example where (CA7 thru CA0) = H'85'. The outputs from the graphics logic go to the line select multiplexers. The multiplexers route the graphic symbol data to the outputs when GM=1.

#### **Thin Graphics Option**


As a customer specified option, 16 of the possible graphic codes (H'80' to H'8F') may be used to generate the special graphic characters illustrated in figure 3. For each of these characters, the vertical component appears on the D4 output. The horizontal component occurs on LH which is specified by the customer. The vertical components specified by CAO and CA2 are output for line addresses zero thru LH and LH thru fifteen, respectively.

#### Line Select Multiplexers

The ten line select multiplexers select ROM data as specified by the line address translation ROM when GM=0, or graphics data when GM=1. The inputs to each multiplexer are the nine line outputs from the ROM, an output from the graphics logic and a logic zero (ground).

#### **Output Drivers**

Ten output drivers with 3-state capability serve as buffers between the line select multiplexers and external logic. The 3-state control input to these drivers is supplied from the CA7 latch when GM=0. When GM=1, the outputs are always active.



#### **Output Inhibit Control**

The output inhibit control logic operates only if GM=0. It causes the output of the line select multiplexers to be logic zero if the SCD input is high and CA6 and CA5 of the latched character address are 00. If the SCD input is low, normal operation occurs. (This feature is useful in ASCII coded applications to selectively disable character generation for non-displayable characters such as line feed, carriage return, etc.)

#### **Line Address Latch**

The line address latch is a 4-bit latch used to store the line address (LAO-LA3). The data is stored on the negative edge of the LSTROBE input.

#### **Line Address Translation ROM**


This 32×10 ROM translates the 5-bit code consisting of the 4 outputs from the line address latch and the descend control bit from the ROM into a 1-of-10 code for the line select multiplexers. Programming information provided by the customer specifies the address which selects each line of ROM data for both shifted and non-shifted characters. Thus, there are nine line addresses which select ROM data for unshifted characters and nine addresses for shifted characters. These combinations are usually specified by the customer in either ascending or descending order. For the remaining 14 codes (7 each for unshifted and shifted characters), the translation ROM forces zeros at the outputs of the line select multiplexers.


This circuitry only operates if GM=0. When GM=1, the line select multiplexers are forced to select the outputs from the graphics logic.

Figure 4 shows an example of data outputs where the customer has specified line 14 as the first line for unshifted characters, line 11 as the first line for shifted characters and line address combinations in descending order.

# CUSTOM PATTERN PROGRAMMING INSTRUCTIONS

A computer-aided technique utilizing punched computer cards is employed to specify a custom version of the 2670. This technique requires that the customer supply Signetics with a deck of standard 80-column computer cards describing the data to be stored in the ROM array, the programmable line address translation ROM, thin graphics option, and the graphics line font translation ROM.





On receipt of a card deck, Signetics will translate the card deck to a truth table using the Signetics Computer Aided Design (CAD) facility. The truth table and font diagrams will then be sent to the customer for final approval. On receipt of final approval, Signetics will produce masks and proceed with manufacturing.

Programming information can also be input on TTY 7-level tape as card images. Each card image must be terminated with a carriage return-line feed. An EOT character must signify the end of the data set.

Customer identification cards are always labeled with a C in column 1. For customer identification, four cards are required. Any number of additional customer identification cards are permitted. The following data should be included:

#### **CUSTOMER ID CARD #1**

COLUMN	DATA		
1	С		
2	blank		
3-9	2670/CP		
10-14	blank		
15-70	Company name/		
	company part number		
71-80	blank		

#### **CUSTOMER ID CARD #2**

COLUMN	DATA
1	С
2	blank
3-70	Customer contact
	person name /
	phone number
71-80	blank

#### **CUSTOMER ID CARD #5 THRU N**

COLUMN	DATA	
1	С	
2	blank	
3-70	Any information desired	
71-80	blank	

#### **CUSTOMER ID CARD #3**

COLUMN	DATA
1	С
2	blank
3-70	Customer address
71-80	blank

#### **CUSTOMER ID CARD #4**

COLUMN	DATA
1	С
2	blank
3-70	Customer city, state,
	zip code
71-80	blank

The following masking information cards must be included:

#### Mask Information Card #1: Shift and Nonshift Character Translation Data

COLUMN	DATA
1-9	NONSHIFT=
10	Line address in hex which outputs the first font word for nonshifted ROM fonts
11	tion address in her which cutouts the second
12	Line address in hex which outputs the second font word for nonshifted ROM fonts
13 14	, third
15	third
16	fourth
17	
18	fifth
19	,
20	sixth
21	,
22	seventh
23	,
24	eighth
25	,
26	ninth
27-29	blank
30-35	SHIFT=
36	Line address in hex which outputs the first font word for shifted ROM fonts
37	,
38	second
39	
40	third
41	1:
42	fourth
43	fifth
44 45	THE
46	sixth
47	alviii
48	seventh
49	
50	eighth
51	
52	ninth
53-59	blank
60¹	0 or 1
61-64	blank
65 <sup>2</sup>	0 or 1
66-80	blank

#### NOTES

# MASK INFORMATION CARD #2: Graphics Translation Data

COLUMN	DATA
1-14	THIN GRAPHICS=
15-17	YES or NO\$\( \text{NO}\( \text{if} \), where \( \text{if} \) = blank. Specifies whether graphics address hex 80 thru hex 8F will select the special thin graphics font.
18-19	blank
20-23	HOR=
24	The line address in hex for the horizontal seg- ments of line graphics fonts. Leave blank if col- umns 15 thru 17 are NO
25-29	blank
30-45	Graphics group number 1 or 2 or 3 or 4 or blank. Columns 30 thru 45 correspond to line address hex 0 thru hex F respectively. The group number specified in each column will cause the graphics data generated by that group to be output at the corresponding line address. A blank specifies no data for that address.
46-80	blank

# MASK INFORMATION CARD #3 THRU #130: ROM Font Data

COLUMN	DATA
1-2	Character address in hex (CA6 thru CA0)*
3	blank
4	S for shifted; N for nonshifted.
5	blank
6-8	Data for first ROM font word in hex (D9 thru D0).
9	blank
10-12	second
13	blank
14-16	third
17	blank
18-20	fourth
21	blank
22-24	fifth
25	blank
26-28	sixth
29	blank
30-32	seventh
33	blank
34-36	eighth
37	blank
38-40	ninth
41-80	blank

#### NOTE

Column 60 specifies the font truth table horizontal format. 0 specifies left to right printing of D0 thru D9, 1 specifies D9 thru D0.

Column 65 specifies the font truth table vertical printout format. 0 specifies top to bottom printing of line address hex 0 thru F. 1 specifies hex F thru 0.

<sup>\*</sup>A separate card is required for each character address hex 00 thru hex 7F.

#### **SCN2670**

# DISPLAY CHARACTER AND GRAPHICS GENERATOR (DCGG)

#### **Printouts**

Signetics will translate the card deck to the following printouts to be submitted to the customer for approval:

- A repeat of all customer information.
- A separate font drawing for each of the 128 ROM characters and 256 graphics fonts. The font drawings are positioned on a 10 × 16 matrix as specified by the customer's translation data.

#### SAMPLE CARD DECK INPUT

```
SIGNETICS C 2670/CP1000PA 2670 TEST RUN 04/16/79
THIN GRAPHICS=YES HOR=7
                            1111222233334444
                                                          0
NONSHIFT=1.2.3.4.5.6.7.8.9
                            SHIFT=3.4.5.6.7.8.9.A.B
00 N 022 026 02A n32 0AA 088 088 088 070
                                                40 N 078 084 082 nCA 08A 072 002 084 078
                                                41 N 010 028 044 n82 082 0FE 082 082 082
01 N 01C 002 00C 010 08E 088 0F8 088 088
                                                42 N 03E 044 084 044 03C 044 084 044 03E
02 N 01C 002 00C 010 08E 050 020 050 088
                                                43 N 078 084 002 002 002 002 002 084 078
03 N 01F 002 00E 002 09E 050 020 050 088
04 N 01E 002 00E n02 01E 0F8 020 020 U20
                                                44 N 03E 044 084 084 084 084 084 044 03E
05 N 01E 002 00E 002 06E 090 090 0D0 0E0
                                                45 N OFE 002 002 n02 03E 002 002 002 OFE
06 N 00C 012 01E 012 092 050 030 050 090
                                                46 N OFE 002 002 n02 03E 002 002 002 002
07 N 00E 012 00E 012 00E 010 010 010 0F0
                                                47 N 078 084 002 002 002 0F2 082 0C4 0R8
08 N 00E 012 00E 012 0EE 010 060 080 070
                                                 48 N 082 082 082 n82 OFE 082 082 082 082
09 N 012 012 01E n12 012 0F8 020 020 020
                                                49 N 07C 010 010 010 010 010 010 010 07C
OA N 002 002 002 01E 0FD 010 070 010 010
                                                44 N OFO 040 040 040 040 042 042 03C
                                                 48 N 082 042 022 n12 004 016 322 042 082
OB N 022 022 022 n14 008 0F8 020 020 020
OC N 01E 002 00E nO2 0F2 010 070 010 010
                                                 4C N 002 002 002 n02 002 002 002 002 07E
OD N 01C 002 002 002 07C 090 G70 050 090
                                                4D N 082 OC6 OAA 092 092 082 082 082 082
OE N 01C 002 00C 010 06E 090 090 090 060
                                                 4E N 082 082 086 08A 092 0A2 0C2 082 082
OF N 01C 002 00C 010 0EE 040 040 040 0E0
                                                 4F N 038 044 082 n82 082 082 082 044 038
10 N 00E 012 012 012 00E 010 010 010 0F0
                                                50 N 07E 082 082 082 07E 002 002 002 002
11 N DOF 012 012 012 04E 060 040 040 0E0
                                                 51 N 038 044 082 082 082 092 082 044 088
                                                52 N 07E 082 082 n82 07E 012 U22 042 082
12 N 00E 012 012 012 06E 090 040 020 0FO
13 N 00E 012 012 n12 06E 080 060 080 070
                                                 53 N 078 084 002 n04 038 040 080 042 03C
                                                 54 N OFF 010 010 010 010 010 610 010 010
14 N 00F 012 012 012 04F 060 050 0F8 040
15 N 012 016 01A n12 092 050 030 050 090
                                                 55 N 082 082 082 082 082 082 082 044 038
                                                 56 N 082 082 082 n44 044 028 028 010 010
16 N 01C 002 00C 010 08E 050 020 020 020
17 N 01E 002 00E 002 07E 090 070 090 070
                                                 57 N 082 082 082 n82 082 092 092 0AA 044
                                                58 N 082 082 044 n28 010 028 044 082 082
18 N 01C 002 002 n02 01C 090 0P0 0D0 090
19 N 01E 002 00E 002 01E 088 0D8 0A8 088
                                                59 N 082 082 044 n28 010 010 010 010 010
                                                5A N OFE 080 040 020 010 008 004 002 OFE
1A N 01C 002 00C n10 07E 090 070 090 070
18 N 01E 002 00E 002 01E 0E0 010 010 0E0
                                                58 N 07C 004 004 004 004 004 004 004 07C
                                                5C N 000 002 004 008 010 020 040 080 000
1C N 01E 002 00E n02 0E2 010 060 080 070
                                                 5D N 07C 040 040 040 040 040 040 040 07C
1D N 01C 002 01A n12 0EC 010 060 080 070
1E N 00E 012 00E nOA 0F2 010 060 080 070
                                                 5E N 010 038 054 010 010 010 010 010 010
                                                5F N 000 000 008 004 0FE 004 008 000 000
1F N 012 012 012 n12 0EC 010 060 080 070
50 N 000 000 000 000 000 000 000 000
                                                 60 N 018 018 010 020 000 000 000 000 000
                                                 61 N 000 000 000 n3C 040 07C 042 042 0BC
21 N 010 010 010 n10 010 000 000 010 010
22 N 028 028 028 n28 000 000 000 000 000
                                                62 N 002 002 002 n3A 046 042 042 046 03A
                                                63 N 000 000 000 03C C42 002 002 042 03C
23 N 028 028 0FE n28 028 028 0FE 028 028
24 N 028 OFC 02A 02A 07C 0A8 UA8 07E 028
                                                 64 N 040 040 040 05C 062 042 042 062 05C
25 N 004 08A 044 020 010 008 044 0A2 040
                                                 65 N 000 000 000 03C 042 07E 002 002 03C
                                                 66 N 030 048 008 008 03E 008 008 008 008
26 N DOC 012 012 DOC 000 012 0A2 042 DBC
                                                67 S 000 05C 062 042 062 05C 040 042 03C
27 N 016 018 008 n04 000 000 000 000 000
                                                 68 N 002 002 002 034 046 042 042 042 042
28 N 020 010 008 n08 008 008 008 010 020
                                                69 N 000 010 000 n18 010 010 010 010 038
29 N 008 010 020 020 020 020 020 010 008
                                                6A S 000 060 040 040 040 040 040 044 038
24 N 000 010 054 03A 0FF 03A 054 010 000
                                                 68 N 002 002 002 022 012 00A 016 022 042
2B N 000 010 010 010 0FE 010 010 010 000
                                                 6C N 018 010 010 010 010 010 010 010 038
2C S 000 000 000 n00 000 018 018 008 004
                                                 6D N 000 000 000 n6A 096 092 092 092 092
2D N 000 000 000 n00 OFE 000 000 000 000
2E N 000 000 000 n00 000 000 000 018 018
                                                 6F N 000 000 000 034 046 042 042 042 042
                                                 6F N 000 000 000 03C 042 042 042 042 03C
2F N 000 080 040 n20 010 008 004 002 000
                                                 70 S 000 03A 046 042 046 03A 002 002 002
30 N 038 044 0C2 0A2 092 08A 086 044 038
                                                71 $ 000 050 062 042 062 050 040 040 040
31 N 010 018 014 010 010 010 010 010 07C
                                                72 M 000 000 000 n34 046 002 002 002 002
32 N 07C 082 080 040 038 004 002 002 0FE
33 N 07C 082 080 080 070 080 080 082 07C
                                                73 N 000 000 000 03C 042 00C 030 042 03C
                                                74 N 000 008 008 01C 008 008 008 048 030
34 N 040 060 050 048 044 0FE 040 040 040
35 N OFE 002 002 n02 07E 080 080 082 07C
                                                 75 M 000 000 000 042 042 042 042 062 050
                                                 76 N 000 000 000 044 044 044 044 028 010
36 N 078 084 002 n02 07A 086 082 082 07C
                                                 77 N 000 000 000 082 082 092 092 092 06C
37 N OFF 080 080 040 020 010 006 004 002
                                                78 N 000 000 000 n42 024 018 018 024 042
38 N 07C 082 082 044 038 044 082 082 07C
39 N 07C 082 082 NC2 0BC 080 080 042 03C
                                                79 5 000 042 042 042 062 050 040 042 030
3A N 000 000 000 n18 018 000 000 018 018
                                                 74 N 000 000 000 07E 020 010 008 004 07E
                                                7B N 030 008 008 n08 004 008 008 008 030
38 S 000 018 018 n00 000 018 018 008 004
                                                 7C N 010 010 010 000 000 000 010 010 010
3C N 020 010 008 n04 002 004 008 010 020
                                                70 N 018 020 020 020 040 020 020 020 018
3D N 000 000 000 0FF 000 000 0FF 000 000
                                                7E N 000 000 000 noc 092 060 000 000 000
3E N 008 010 020 n40 080 040 020 010 008
                                                 7F N GAA 054 GAA 654 GAA 054 GAA 054 GAA
3F N 07C 082 082 n80 060 010 010 000 010
```

# SCN2670

# DISPLAY CHARACTER AND GRAPHICS GENERATOR (DCGG)

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

PARAMETER	RATING	UNIT
Supply voltage	6.0	٧
Operating ambient temperature <sup>2</sup>	0 to +70	°C
Storage temperature	-65 to +150	°C
All voltages with respect to ground <sup>3</sup>	-0.3 to +6.0	V

#### NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation section of this specification is not implied.
- For operating at elevated temperatures, the device must be derated based on +150°C
  maximum junction temperature and thermal resistance of 60°C/W junction to ambient
  (ceramic package).
- 3. This product includes circuitry specifically designed for the protection of ite internal devices from the damaging effects of excessive static charge. Nonetheless it is suggested that conventional precautions be taken to avoid applying any voltages larger than the maxima.

#### DC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to 70°C, $V_{CC} = 5.0V \pm 5\%$ 1.2.3

			LIMITS			
PARAMETER		TEST CONDITIONS	Min	Тур	Max	UNIT
VIL	Input low voltage		0		0.8	V
VIH	Input high voltage		2.0		Vcc	٧
VOL	Output low voltage	I <sub>O</sub> = 1.6mA	0		0.4	V
VOH	Output high voltage	$I_{O} = -100\mu A$	2.4		VCC	V
ήL	Input leakage current	V <sub>IN</sub> = 0 to 4.25V			10	μΑ
lOL	Output leakage current	V <sub>O</sub> = 0.4 to 4V			± 10	μΑ
ICC	Supply current	V <sub>CC</sub> = 5.25V		35	80	mA
CIN	Input capacitance	All other pins grounded			10	pF
COUT	Output capacitance				15	pF

#### AC CHARACTERISTICS $T_A = 0$ °C to +70°C, $V_{CC} = 5V \pm 5\%$ 1,2,3,4

		LIMITS				
PARAMETER		300ns		200ns		
			Max	Min	Max	Unit
t <sub>ws</sub>	Strobe pulse width	100		100		ns
tLAS	Line address setup	50		50		ns
t <sub>LAH</sub>	Line address hold	25		25		ns
t <sub>CAS</sub>	Character address setup	25		15		ns
t <sub>CAH</sub>	Character address hold	25		15		ns
t <sub>CA</sub>	Character select access		300		200	ns
t <sub>LA</sub>	Line select access		500		350	ns
t <sub>SEL</sub>	Chip select delay		250		150	ns
t <sub>DES</sub>	Chip deselect delay		200		125	ns
t <sub>sc</sub>	Special character blank/unblank time		300		200	ns

#### NOTES

- 1. Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground. All time measurements are at the 0.8V or 2.0V level for inputs and outputs. Input levels are 0V and 2.4V.
- Typical values are at +25°C, typical supply voltages and typical processing parameters.
- 4. Test conditions: C<sub>L</sub> = 100pF and 1 TTL load.

